← Back to news

AMD acquires Taalas to boost inference performance by etching models in silicon

theregister.com|825 points|625 comments|by itvision|Aug 6, 2026

AMD Targets Nvidia's AI Crown with Taalas Acquisition

In a strategic move to challenge Nvidia's current stranglehold on the AI hardware market, the "House of Zen" has officially acquired Taalas, a Toronto-based startup specializing in a radical approach to inference: etching model weights directly into silicon. This process promises to increase inference speeds by a magnitude or more.

The announcement came at Thursday's market close. Industry analysts view this move similarly to Nvidia's $20 billion licensing agreement with Groq from last December—a push to make "premium" high-speed inference services (essential for AI agents and coding assistants) both more affordable and faster.

While the financial specifics remain confidential, sources indicate this is a full acquisition rather than a simple "acquihire."

The Technology: From GPUs to MSICs

Founded in 2023, Taalas has abandoned the traditional paths of GPUs or the dataflow architectures used by Cerebras and Groq. Instead of relying on High Bandwidth Memory (HBM) to store weights, Taalas creates Model-Specific Integrated Circuits (MSICs).

Hardware Architecture

The Taalas processor is split into two primary functional zones:

  1. mask-ROM recall fabric: Where the actual model weights are physically etched.
  2. SRAM recall fabric: Used for storing fine-tuning adapters and KV caches.

Performance Benchmarks

Taalas has already moved beyond the conceptual phase. In February, they debuted the HC1 chip, manufactured using TSMC's 6nm process.

ModelThroughput (Tokens/sec)Comparison to Nvidia GPUComparison to Cerebras
Llama 3.1 8B16,960\approx 16,96048×48\times Faster8.5×8.5\times Faster

Llama 3.1 is considered cutting-edge \rightarrow Llama 3.1 is now viewed as "ancient" given its mid-2024 release, but the HC1 successfully proved the viability of the MSIC concept.

Scaling for the Future: The HC2 and Beyond

The upcoming second-generation HC2 chip, expected this summer, aims to support up to 20 billion parameters per chip. While this is smaller than frontier models, AMD can scale this using pipeline parallelism.

The Math of Scale: To support a massive trillion-parameter model, the calculation is straightforward: 1,000,000,000,000 parameters20,000,000,000 parameters/chip=50 accelerators\frac{1,000,000,000,000 \text{ parameters}}{20,000,000,000 \text{ parameters/chip}} = 50 \text{ accelerators}

AMD's existing rack-scale compute platforms and system design expertise make integrating 50 accelerators far more power- and space-efficient than Nvidia's LPX systems, which would require a combination of dozens of GPUs and thousands of Groq LPUs for the same task.

Integration Strategy

AMD likely plans to integrate Taalas tech into its Helios racks. This suggests a hybrid workflow:

  • Phase 1: Heavy prompt processing is handled by Instinct GPUs.
  • Phase 2: Token generation is offloaded to Taalas accelerators.

Alternatively, AMD may use a "tick-tock" deployment model:

  • Deploy and validate model on Instinct accelerators.
  • Transition to Taalas accelerators for production efficiency.

Regarding this strategy, AMD's SVP of AI, Vamsi Boppana, stated:

"AMD is building a full-stack AI platform that gives customers the flexibility to deploy the right compute solutions for every AI workload."

The Trade-off: Speed vs. Flexibility

The primary drawback of etching weights into silicon is the loss of flexibility. If a model needs a significant update (beyond a LoRA adapter), the chip must be "re-spun." In an era where new models arrive monthly, this is a risky bet.

However, the "re-spin" isn't a total restart:

  • It does not require a full redesign.
  • Only two layers of metal need to be altered, significantly reducing cost and time.

Target Clientele

This technology is likely intended for:

  • AI model developers (e.g., Meta, OpenAI, Anthropic).
  • Large-scale infrastructure providers.
  • Specialized inference houses.

Taalas claims that etching weights is 100×\approx 100\times cheaper than the cost of training a frontier model from scratch.

Impact on "Test-Time Scaling"

One of the most promising applications is test-time scaling—the process of letting a model "think" longer to reduce hallucinations and increase accuracy.

# Conceptual logic for Test-Time Scaling
def generate_response(prompt):
    # Instead of immediate output, the model iterates internally
    while not quality_threshold_met():
        internal_reasoning = model.think(prompt)
        # High token throughput makes this viable
    return final_answer

Because test-time scaling consumes a massive number of tokens, it is usually too expensive and slow for the end-user. By utilizing Taalas' blistering speeds, AMD could make "deep thinking" AI agents commercially viable.

AMD/Taalas Context

Hardware Visualization

Author