logo
Kurashizu Blogwhere ideas flow
  • Home
  • News
  • Blog
  • About
  • Home
  • News
  • Blog
  • About

© 2026 Kurashizu. All rights reserved.

Admin·New Post·Service Status
Powered by Cloudflare·31.10.26
← Back to news

Can AI design circuit boards yet?

Original article
eebench.org|316 points|190 comments|by iopapa|Sep 4, 2026

Is AI Capable of Designing Circuit Boards?


We have developed a framework to quantitatively determine if the electronic circuits generated by LLMs are actually functional and efficient.

September 4, 2026 | ⏱️ 8 min read

The recent launch of OpenAI's GPT-6 Astra sparked significant excitement, particularly the demo featuring the model interacting with KiCad to design a circuit board. While seeing electronics highlighted in a flagship release is thrilling, we aren't quite at the stage where a single prompt can generate a fully realized smartphone.

However, this demo brings a critical question to the forefront: How do we objectively evaluate the quality of AI-generated electronics?

The Gap Between Knowledge and Execution

Our findings suggest that current models possess a deeper understanding of electronics than their performance in standard CAD tools suggests. They have ingested a massive corpus of:

  • Technical textbooks
  • Component datasheets
  • Application notes
  • Extensive codebases

The problem lies in the interface. When an agent uses a graphical CAD tool, it wastes significant "cognitive" effort on clicking buttons and tracking screen coordinates. Much of the model's context window becomes cluttered with menu states and X/Y coordinates.

Conversely, when circuits are treated as declarative code, the agent can interact directly with:

  1. Electrical constraints
  2. Component selection
  3. Netlist connections

By working in code, the agent can modify a design, execute a simulation, and analyze failures within a single loop. This approach shifts the benchmark's focus from computer proficiency to electronic engineering proficiency.

Example snippet from an EEBench task in ato v2:

(define-net vhold.lv 
  (component cap_c1 (value 545uF) (dielectric X7R))
  (constraint (min-voltage 3.0V) (hold-time 20ms)))

Diagram of a circuit board layout

The Complexity of the Physical World

Real-world engineering is rarely about ideal values. Consider one of our public tasks: The Residential Energy Meter.

The Requirement

When the primary 5V5\text{V}5V supply fails, the system must maintain power to the processor for at least 20ms20\text{ms}20ms to ensure data is saved.

Design Constraints:

  • Maintain voltage above the 3.0V3.0\text{V}3.0V brownout threshold.
  • Minimize cost and physical footprint.
  • Ensure rapid recharge upon power restoration.

Most models instinctively suggest adding a capacitor. However, they often overlook the voltage coefficient of ceramic capacitors—where actual capacitance drops as DC voltage increases.

Simulation Failure Report: The protected rail began at ≈4.55V\approx 4.55\text{V}≈4.55V but plummeted below the 3V3\text{V}3V limit after only 0.85ms0.85\text{ms}0.85ms. Despite the code compiling successfully, the hardware failed the mission.

At a bias of 4.7V4.7\text{V}4.7V, the grader detected only 11.4μF11.4\mu\text{F}11.4μF of effective capacitance, failing to meet the required 545μF545\mu\text{F}545μF.

Advanced Analog Challenges

For more difficult tasks, agents must synthesize complex components, such as a multiple-feedback low-pass filter using an op-amp. This requires:

  • Calculating resistor/capacitor ratios for specific poles.
  • Maintaining gain, cutoff frequency, and QQQ factor.
  • Ensuring stability across worst-case tolerance corners.

The EEBench harness automates this by rebuilding the SPICE deck for these corners, capturing AC/transient data, and comparing results against strict upper and lower specification limits.

Engineering as a Game of Trade-offs

True electrical engineering isn't just about solving equations; it's about managing trade-offs. EEBench utilizes actual manufacturer parts with specifications pulled directly from datasheets into SPICE models.

The AI must balance: Performance⟷Cost⟷Availability\text{Performance} \longleftrightarrow \text{Cost} \longleftrightarrow \text{Availability}Performance⟷Cost⟷Availability

This forces the model to move beyond textbook ideals and select parts that are actually orderable and economically viable.

How the Grading Pipeline Works

The EEBench evaluation process is entirely deterministic. The workflow follows this logic:

Similar to how a coding agent is tested via a compiler and unit tests, EEBench tests the "code" of a circuit by measuring virtual voltages and component behaviors. While EEBench V1 focuses on analog and digital simulation, it does not yet evaluate physical PCB layout or manufacturing "bring-up."

Current Leaderboard Trends

The results from September 1st indicate that models are performing significantly better than we anticipated a few months ago.

RankModelScore (%)
1Claude Opus 561.6%
2Grok 4.657.1%
3Claude Fable 5.156.4%
4Claude Fable 554.3%
5Claude Opus 4.8 Max51.4%

Notably, xAI has integrated EEBench into the Grok 4.6 model card under "engineering acceleration," reporting a score of 60.0%60.0\%60.0% when utilizing xhigh reasoning effort.