logo
Kurashizu Blogwhere ideas flow
  • Home
  • News
  • Blog
  • About
  • Home
  • News
  • Blog
  • About

© 2026 Kurashizu. All rights reserved.

Admin·New Post·Service Status
Powered by Cloudflare·26.10.26
← Back to news

Cerebras Deploys Trillion-Parameter AI Models

Original article
cerebras.ai|309 points|109 comments|by gmays|Oct 25, 2026

Scaling the Frontier: How Cerebras Deploys Trillion-Parameter AI Models

Published: October 22, 2026
By Sarah Chieng

A recurring question for the Cerebras team is how we manage the deployment of massive frontier models on our wafer-scale chips. The challenge is a matter of scale: a single Cerebras WSE-3T wafer provides 44 GB of on-chip memory, yet trillion-parameter models require terabytes of space just to store their weights.

In this technical deep dive, we explain the strategy for distributing these models across multiple WSE-3T wafers to achieve blistering speeds of 1000-2000+ tokens per second.

Learning Objectives

  • Understand the method for fitting massive models into on-chip memory.
  • Learn how model mapping works across a cluster of wafers.
  • Discover how the system manages a high volume of simultaneous requests.

Case Study: The Kimi K3 Model

To illustrate our process, we are using Kimi K3, an open-source model featuring approximately 3 trillion parameters. Its architecture consists of:

  • 69 linear-attention layers.
  • 24 dense layers.

Kimi K3 is a powerhouse, demonstrating agentic and coding capabilities that rival or exceed top-tier proprietary models. For our calculations, we assume the following configuration:

ParameterValue
Average Request Size256k
Weight Quantization4-bit (similar to Hugging Face)
KV Cache Precision8-bit

Step 1: Determining Layer Size

First, we must calculate the memory footprint of a single model layer. If we store 3 trillion parameters at 4 bits each, the total payload is:

Total Payload=3×1012 parameters×0.5 bytes (4-bit)=1.5 TB\text{Total Payload} = 3 \times 10^{12} \text{ parameters} \times 0.5 \text{ bytes (4-bit)} = 1.5 \text{ TB}Total Payload=3×1012 parameters×0.5 bytes (4-bit)=1.5 TB

To find the size per layer, we divide this by the total number of layers (93):

1.5 TB93 layers≈16 GB per layer\frac{1.5 \text{ TB}}{93 \text{ layers}} \approx 16 \text{ GB per layer}93 layers1.5 TB​≈16 GB per layer


Step 2: Calculating Wafer Requirements

With each layer requiring ≈16 GB\approx 16 \text{ GB}≈16 GB, we determine how many can fit on a 44 GB wafer. This depends entirely on the type of layer:

  1. Dense Layers: These require a KV cache to store keys and values for every token across all active requests. To ensure sufficient space for this cache, we allocate one dense layer per wafer.
  2. Linear-Attention Layers: These are more efficient; they use a fixed-size state per request regardless of the context length, meaning they don't need a massive KV cache. Consequently, we can fit two linear layers per wafer (2×16 GB=32 GB2 \times 16 \text{ GB} = 32 \text{ GB}2×16 GB=32 GB).

The Final Count:

  • Linear layers: 69÷2≈3569 \div 2 \approx 3569÷2≈35 wafers.
  • Dense layers: 24÷1=2424 \div 1 = 2424÷1=24 wafers.
  • Total: 59 wafers.

Step 3: Interconnecting the Hardware

Cerebras utilizes a pipeline execution model. The process follows this flow: Compiler maps layers →\rightarrow→ Runtime maps token paths →\rightarrow→ Execution.

To maintain ultra-low latency, we only transmit activations between wafers using RDMA over Ethernet.

Key Insight: Because each wafer has 44 GB of SRAM and layers are only 16 GB, we can typically keep entire layers on-chip. This means model weights remain stationary; they never need to be moved or split across wafers.


Step 4: Processing a Single Request

Think of the wafer cluster as a high-speed assembly line. The weights are the stationary tools, and the request is the product moving down the belt.


Step 5: Scaling to Multiple Requests

A common misconception is that the system is limited to a batch size of one because tokens must move sequentially.

"Doesn't each wafer sit idle while waiting for the token to arrive?"

No. We keep the pipeline saturated. While Wafer 3 is processing a token for Request A, Wafer 2 is processing Request B, and Wafer 1 is processing Request C.

Throughput vs. Latency

In production, we use even smaller, more granular stages and employ micro-batches (small groups of requests).

  • Smaller Micro-batches →\rightarrow→ Lower latency per request.
  • Larger Micro-batches →\rightarrow→ Higher overall throughput.

Calculating Concurrency

The ceiling for concurrent requests is dictated by the available SRAM for the KV cache on dense-layer wafers.

Available Cache Space per Wafer: 44 GB (Total)−16 GB (Layer Weight)=28 GB44 \text{ GB (Total)} - 16 \text{ GB (Layer Weight)} = 28 \text{ GB}44 GB (Total)−16 GB (Layer Weight)=28 GB

To find the total concurrent requests, we use the following logic:

# Conceptual calculation for concurrency
cache_per_request = calculate_kv_cache(request_size=256000, precision="8-bit")
total_concurrent_requests = available_wafer_cache / cache_per_request

Unlike traditional GPU batches, these requests do not wait for one another; they stream continuously through the pipeline.

Final Thoughts on Performance

While concurrency and batch size are important, they aren't the ultimate measure of efficiency. The gold standard for evaluating an inference system is:

Total Token Throughput÷Unit of Power\text{Total Token Throughput} \div \text{Unit of Power}Total Token Throughput÷Unit of Power


Visual Gallery

Video thumbnail Video thumbnail